

(62)

Feb. 26, 1987

NAME BENMEI CHEN


(1) (30 pts) Given the iterative equations:

$$\begin{aligned} f(i,j) &= f(i,j-1) \text{ OP } g(i-1,j) \\ g(i,j) &= g(i-1,j) \text{ OP } f(i,j-1) \quad \text{for } i,j = 1,2,3 \end{aligned}$$


where OP is a specific operator. (a) Expand this computation totally into the space domain. (b) Expand this computation totally into the time domain. (c) Assume the time delay associated with OP is T, design a 1D pipeline for this equation. What is the clock period of the pipeline? (Assume the latch time delay is negligible).

SOLUTION:



(a) Expand into the space domain.



(b) Expand into the time domain



- 7  
 (2) (20 pts) A uniprocessor has 1K cache memory and 64K RAM main memory. Assume the set associative address mapping is used in this system. The memory is divided into blocks of 4 words, and there are 4 block frames for each set in the cache. (a) Define the bits associated with each field for the physical address. (b) Given a physical address, describe the access procedure step by step for a cache hit situation. (c) Which set in the cache is the possible location for the binary HEX addresses 3785 and AA92.



If we have the address above

we use the middle 6 bits to determine the set.

and then use the high-order 8-bit to tag the ?

block if the block is occupied. And use the low-order 2 bits

to select the word.

(c) FOR ADDR. 3785 (16) = 14213 (10) is in block 3553


will go to set 55 - 5

FOR AA92 (16) = 43666 (10) is in block 10916

will go to set 42.

- (3) (20 pts) Given an interleaved main memory with 8 memory modules. Each module has 2K words. (a) Show the address format for this system, and the distribution of addresses into memory modules. (b) What is the maximum bandwidth when access consecutive words? (c) What is the maximum bandwidth when one module fails? (assuming all the modules can be accessed at the same time)

11  
(a) Give high-order interleaved main memory



(b) Assume the memory access time is  $T_a$ .

maximum bandwidth =  $8/T_a$ . Because the maximum average rate per word is  $T_a/m = T_a/8$

(c)





$$\text{max. bandwidth} = 4/T_a$$

From the address format above if we have module fail. we can only use 2 bits as the module addresses. So, ~~only~~ only 4 modules can be used with some tech.

- 3


- (4) (30 pts) Given an interleaved memory with 4 memory modules. Each module has 2K words. (a) Show the block diagram for S-access configuration. Describe the memory access procedure step by step. (b) Do part (a) for C-access. (c) Do part (a) for C/S access. Assuming there are two memory banks with two modules each.

(a) S-access




When the memory do accessing, all the modules access simultaneously to the latches and then multiplex select the word.

(b) C-access



Address put in addr. latch, then adjust the access distance, we can have different sequential of data

(c) CS access



We have 2 different accesses to blocks of 2 modules at the same time

*description - 2*

(76)



April 14, 1987

(20 points)

1. (A) Use butterfly operator to express a 4-point FFT operation.

-2 (B) Assume the input points are  $f(0), f(1), f(2)$ , and  $f(3)$ . What is the expression for the Fourier point  $F(3)$ ?

(A) THE BUTTERFLY OPERATOR IS DEFINED AS



$$(B) F(3) = \frac{1}{2} \left\{ \frac{1}{2} [f(0) - f(2)] + \frac{1}{2} [f(1) - f(3)] W_4^1 \right\}$$

$$= \frac{1}{4} \left\{ f(0) - f(2) + f(1) W_4^1 - f(3) W_4^1 \right\}$$

$$= \frac{1}{4} \left\{ f(0) + f(1) W_4^1 + f(2) W_4^2 + f(3) W_4^3 \right\}$$

(30 points)

2. (A) Given the reservation table for task A, find out its collision vector, minimum average latency (MAL), and the lower bound of MAL.

S (B) Use elemental delay unit to change the given reservation table, so the MAL reaches its lower bound. If the cycle C is the cycle which produces the lower bound MAL, then what is the set of all possible time intervals between initiations derived from cycle C with period equals 8.

Task A:	0	1	2	3	4
$s_0$	X		X		
$s_1$		X			X
$s_2$				X	X

$$(A) F = \{1, 2, 3\}$$

$$\text{THE collision vector } C = (0111) \checkmark$$

$$\text{MAL} = 4 \checkmark$$

$$G_c = (0, 4, 8, 12, \dots)$$

$$\bar{G}_c = (1, 2, 3, 5, 6, \dots)$$

$$\bar{G}_c \text{ (mod 4)} = (1, 2, 3)$$

$$\text{The lower bound of MAL} = \cancel{\frac{8}{3}} = 2.667$$

(B)

$s_0$	X		X					
$s_1$		X			al	al	al	X
$s_2$				X	d	X		

OK.

 $G_c?$  - 2

3. Assume a parallel computer system has  $N$  processing elements (PE) connected via a perfect shuffle network. Each PE has a  $n = \log_2 N$  bit address.

- 2.17  
(7 pts) (A) Use the binary address show the effect of shuffle.
- (8 pts) (B) If  $N$  equals 8, what is the permutation function caused by endless shuffle operation.
- (15 pts) (C) Show by example that an  $4 \times 4$  matrix can be transposed in two perfect shuffles when it is stored as a 1D vector of length 16 in 16 processors.

(A) Assume the binary address of the PEs is  $a_{n-1}a_{n-2}\dots a_1a_0$

$$S(a_{n-1}a_{n-2}\dots a_1a_0) = a_{n-2}\dots a_1a_0a_{n-1}$$

(B)  $8 \times 7 \times 6 \times \dots \times 2 \times 1 = 8!$

~~X - 4~~

(C)

<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	- - -	<input type="checkbox"/>
0000	0001	0010		1111

S/E	
0000	0000 / 0001
0001	1 000 / 0 001
0010	0 001 / 0 000
0011	1 001 / 0 000
0100	0 010 / 0 011
0101	1 010 / 0 011
0110	0 011 / 0 010
0111	1 011 / 0 010
1000	0 100 / 0 101
1001	1 100 / 1 101
1010	0 101 / 0 100
1011	1 101 / 1 100
1100	0 110 / 1 111
1101	1 110 / 1 111
1110	0 111 / 1 110
1111	1 111 / 1 110

4. In Cray-1 every operand has to be stored in either scalar register or vector register in order to catch up with the speed of arithmetic pipelines. Show the internal operations, in register transfer level, of Cray-1 for the following DO Loop. Clearly indicate where the chaining operation is possible

DO 10 I = 1, 30

$$10 A(I) = 5.0 * B(I) + C$$

where A and B are vectors of length 30. C is a constant. All the variables are stored in the memory.

The internal operations:

FIRST

$$VC \leftarrow \text{memory } (B)$$

Chain operation  
 $S_2 \leftarrow 5.0$

$$V_0 \leftarrow \text{memory } (B)$$

$$S_1 \leftarrow \text{mem. } C$$

Chain OP.

$$V_0 \leftarrow \text{memory } (B)$$

$$V_1 \leftarrow S_2 \times B$$

$$V_2 \leftarrow V_1 + S_1$$

$$\text{Memory} \leftarrow V_2$$

